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E-mail address: dimitrios.tsamados@epﬂ.ch (D. TsIn this work double-gate pentacene TFT architecture is proposed and experimentally investigated. The
devices are fabricated on a polyimide substrate based on a process that combines three levels of stencil
lithography with standard photolithography. Similarly to the operation of a conventional double-gate sil-
icon FET, the top-gate bias modulates the threshold voltage of the bottom-gate transistor and signiﬁ-
cantly improves the transistor sub-threshold swing and leakage current. Moreover, the double gate
TFT shows good promise for the enhancement of ION/IOFF, especially by the control of IOFF in devices with
poor top interfaces.
 2010 Elsevier Ltd. All rights reserved.1. Introduction
Organic thin-ﬁlm transistors have gained a lot of attention in
the last years, especially devices with pentacene as the semicon-
ductor active layer. Various architectures have appeared, combin-
ing bottom-gate or top-gate electrodes [1] with top or bottom
source and drain. The main goal of these approaches is to improve
the electrostatic control of the gate over the pentacene conductive
channel as well as to diminish the contact resistances at the source
and drain regions [2].
In thisworkwepresent a double-gate (DG) architecture of penta-
cene TFTswith top-contacted source anddrain regions fabricated on
an organic ﬂexible substrate using relatively thin gate dielectrics
(<230 nm polyimide or parylene-D). Previous works have used
either bottom-contact architectures or top-contact but with long
channels (100 lm) and thick dielectrics (350 nm1.4 lm) [3,4].
As it will be demonstrated in the following paragraphs the top gate
can be used to successfully suppress any parasitic top-interface
channel and greatly ameliorate both the leakage current levels and
the sub-threshold swing by modulating the threshold voltage of
the bottom-gate transistor.ll rights reserved.
mados, EPFL-Nanolab, EPFL
amados).2. Fabrication
In view of further miniaturization and process improvements
we adopted a previously reported aligned stencil lithography pro-
cess [5,6] as a clean, resistless, in-vacuum patterning technique for
organic electronic devices on plastic substrates. A typical stencil is
composed of low-stress silicon nitride (SiN) membranes, which
contain design-speciﬁc micro-apertures. The membranes are
released by wet etching chemistry and ﬁnally supported by bulk
silicon (Si). The stencil is aligned and clamped to the substrate,
the required material is deposited through the stencil, and ﬁnally
the stencil is removed, leaving the substrate patterned.
2.1. Stencils
Full-wafer stencils with different designs were fabricated to lo-
cally pattern pentacene and to deﬁne S/D as top contacts. The sten-
cils are fabricated on 100 mm Si wafer and 500 nm low-stress
silicon nitride for the mask membranes. The full-wafer stencils in-
clude alignment marks to position stencil apertures relative to the
patterned gate contacts on the substrate. Membrane apertures for
local pentacene patterning are rectangular and apertures for S/D
top contacts deﬁne channel lengths of 3–20 lm and channel
widths of 3–50 lm.
The fabricated double-gate organic thin-ﬁlm transistors (DG
OTFTs) are structures composed of several thin layers, described
1004 D. Tsamados et al. / Solid-State Electronics 54 (2010) 1003–1009in Fig. 1, in the order of their successive processing: (a) thick-poly-
imide substrate, platinum layer for the bottom-gate electrode, (b)
bottom-gate dielectric layer (thin polyimide), (c) thin ﬁlm of
pentacene, (d) gold for source and drain electrodes, (e) top-gate
dielectric layer (thin parylene-D) and (f) platinum layer for the
top-gate electrode.
DG OTFTs are fabricated using a combination of standard photo-
lithography and stencil lithography method [7]. The ﬁrst step is the
deposition of a 12-lm-thick-polyimide substrate (ﬂexible once
delaminated from the handle wafer, see Fig. 3) on a Si-wafer by
spin-coating, as shown in Fig. 2b. The substrate is then soft-baked
at 70 C to remove the solvent and hard-baked for 4.5 h at 300 C in
order to gain sufﬁcient level of polymerization. In the following
step, the bottom-gate metal consisting of a 10-nm-thick Ti adhe-
sion layer and a 50-nm-thick Pt layer is patterned by lift-off (usingSilicon (handle wafer)
Thick polyimide (~12 µm)
Thin polyimide (~230 nm)
Back gate metal (~60 nm)
Fig. 1. Schematic cross section of a double-gate pentacene thin-ﬁlm transis
Fig. 2. Processing steps for the fabricationan EVG150 coater and developer system and an e-beam Leybold
Optics Lab 600H evaporator, Fig. 2c). Next, a thin layer of polyimide
(230 nm, Fig. 2d) is deposited as the bottom-gate dielectric by
spin-coating, followed by soft-baking and hard-baking (polyimide
60 wt.% PI2610 + n methyl-2-pyrrolidone, spin-coating at
5000 rpm for 40 s). Another standard photolithography step for
deﬁning the location of the vias for the bottom gate contacts is per-
formed followed by dry etching through the vias in oxygen plasma
with a STS Multiplex Inductively Coupled Plasma (ICP) Reactive Ion
Etcher (Fig. 2e). Source and drain 10-nm-thick Ti adhesion pads are
deposited by e-beam metal evaporation and lift-off method
(Fig. 2f). The following step is the deposition of the active semicon-
ductor material, triple-puriﬁed 100-nm-thick pentacene, which is
done by evaporation at room temperature through an aligned sten-
cil in a Kurt J. Lesker thermal evaporator with 5 Å/min evaporationPentacene layer (~100 nm)
Top contact metal (~110 nm)
Parylene D (~200 nm)
Top gate metal (~300 nm)
tor with the thicknesses of the different layers constituting the device.
of the double-gate pentacene TFTs.
Fig. 3. Organic TFTs on a ﬂexible 12 lm thin PI substrate are peeled off the Si wafer
after processing.
Fig. 4. Typical transfer characteristic of a double-gate pentacene TFT. A modulation
of the ‘‘on” current of the device is observed by the top-gate bias, although it
remains limited. The current in the graph is normalized by the device’s width, W.
Fig. 5. Transfer characteristic of a pentacene TFT in semi-log scale. The sub-
threshold swing is greatly enhanced by applying a positive top-gate bias and
completely depleting the top layer of pentacene. The current in the graph is
normalized by the device’s width, W.
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aligned stencil is used for e-beam evaporation of a 100-nm-thick
Au layer to pattern the source and drain contacts (Fig. 2h). The
top-gate dielectric layer (200-nm-thick parylene-D) is deposited
by a CVD process in Comelec C-30-S parylene deposition system
(Fig. 2i). Parylene-D has not been used for the bottom-gate dielec-
tric due to problems with poor adhesion of the layer on the under-
lying thick-polyimide substrate. Deposition of 300 nm-thick Pt top
gate is done by another e-beam metal evaporation through a third
aligned stencil (Fig. 2j). To avoid the degradation of the pentacene–
dielectric interface [8] all the fabrication process steps are done
with the smallest possible delay. Every step, except evaporation
of pentacene, is done in a cleanroom environment. Electrical char-
acterization of devices is performed by contacting the pads
through the thin top-gate dielectric layer. This method is per-
formed with very good repeatability and reliability and simpliﬁes
the processing as it avoids a supplementary patterning step of
the top-gate dielectric. In future implementations an additional
etching step will be added to open the contact pads.Fig. 6. Bottom-channel threshold voltage VT as a function of the top-gate bias VGtop.
Two methods have been used to extract VT: (i) by extrapolation on the linear–linear
ID–VG characteristic (at maximum transconductance, inset ﬁgure) at the linear
regime and (ii) by assuming VT,ID = VG at constant current level ID. This slope ranges
from 0.3 to 0.33. The value of 0.33 is much lower than the ratio CX/Cbot (see
Appendix) suggesting that the capacitance of the interface states should be taken
into account in the calculation.3. Double-gate OTFT transfer characteristics
Electrical characterization of devices is performed using a Mic-
rotech Cascade probing system. The effect of the double-gate archi-
tecture on the transfer characteristics of pentacene TFTs has been
investigated. In Fig. 4 and Fig. 5 a typical drain current versus bot-
tom-gate voltage transfer characteristic of a double-gate pentacene
TFT is shown in linear and semi-log scale, respectively, with the
top-gate bias as a parameter, at constant drain voltage. The exper-
imental data show that the top-gate bias has a small effect on the
‘‘on” current but a strong inﬂuence on the threshold voltage, which
is shifted towards more negative values when the top-gate bias
(VGtop) is swept from negative to positive values (see Fig. 6). More-
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gate bias is changed from negative values to positive ones (see
Fig. 7). The ION/IOFF is accordingly increased with increasing VGtop
(IOFF in this case is the drain current at bottom-gate bias, VGbot,
equal to zero, see Fig. 8). There is also a signiﬁcant impact of the
top-gate bias on the leakage current (ILEAK, i.e. the minimum cur-
rent observed in the sub-threshold region) of the device, which
decreases when the top-gate bias is increased from 20 V
to + 10 V. Finally, we observe that the leakage current of the fabri-
cated devices is lower than 1 fA/lm, a very low value (at the detec-
tion limit of the parameter analyzer, Agilent 4156, for a device with
W = 5 lm, L = 4 lm) with a corresponding ratio, ION/ILEAK, of
approximately 107.Fig. 7. Curve showing the modulation of the bottom-channel sub-threshold swing
as a function of the top-gate bias. The average slope between two different current
levels (1015 A/lm and 1010 A/lm) has been used for the calculation of the sub-
threshold swing due to the non-purely exponential nature of the characteristic in
the sub-threshold region. A value lower than 3.5 V/dec is reported for VGtop = 10 V
(when the top-channel is not accumulated and can be considered completely
blocked).
Fig. 8. Bottom-channel drain current ‘‘on”–‘‘off” ratio ION/IOFF as a function of top-
gate bias VGtop. It should be noted that IOFF in this case is considered to be the
bottom-channel drain current at bottom-gate bias equal to 0 V. Positive VGtop is acts
beneﬁcially to this ratio by increasing it by almost two orders of magnitude.3.1. Drain current, ID
Comparing the above results with the ID–VG characteristic of a
device without a top gate the beneﬁcial impact of both the passiv-
ation with parylene-D and the control of the top interface with the
biasing of the top gate can be noted. In Fig. 9 we observe the con-
siderably higher leakage current ILEAK (1010 A/lm) of an unpass-
ivated pentacene TFT at positive bottom-gate bias (e.g. @
VGbot = +20 V). The impact of the processing for the passivation
and the deposition of the top gate on the ION seems to be limited,
although a reduction of this current by a factor ranging from 2 to
3 is noted. It is also interesting to observe the transfer characteris-
tics of the transistor formed by the top-gate electrode. In Fig. 10
the ID–VGtop curve of the top interface transistor is presented with
the bottom-gate bias as a parameter. We can notice that for posi-
tive bottom-gate bias and for negative top-gate bias the current
in the device is quite high with values that can reach
1010 A/lm. Similar orders of magnitude for the current have been
observed in Fig. 9 for positive bottom-gate bias for the devices that
were not passivated by parylene-D and without a top gate.
3.2. Sub-threshold swing, S
Regarding the sub-threshold swing, S = [d log ID/d VG]1, its va-
lue is reduced after the addition of the top gate, even at zero
top-gate bias. In all of the cases studied S has been extracted using
the average slope between two different levels of current in log
scale (1015 A/lm and 1010 A/lm) due to the non-pure exponen-
tial nature of the sub-threshold region. As it can be observed in
Fig. 5 and 7 the sub-threshold swing is modulated by the top-gate
bias VGtop, increasing for negative VGtop and reduced for positive
values of it. This effect shows the importance of the control of
the top interface of the pentacene layer to the operation of the
OTFT, especially in a relatively thick layer as the one used in this
study (100 nm).
3.3. Threshold voltage, VT
In Fig. 6 the dependence of the pentacene TFTs threshold volt-
age on the VGtop value is presented. Two methods have been used
to extract VT: (i) by extrapolation on the linear–linear ID–VG char-
acteristic (at maximum transconductance) at the linear regime
and (ii) by assuming VT,ID = VG at constant current level ID. TheFig. 9. ID–VG characteristic of a pentacene TFT without top dielectric (unpassivated)
and gate electrode. The main characteristic is the relatively high current for positive
gate bias indicating the reduced capability of the gate to control the top pentacene
interface and switch the parasitic channel off.
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and it moves monotonically towards less negative values as VGtop
is swept from positive to negative values. In the case of VT,ext we
can distinguish a change of slope at around 5 V, but the general
trend for both VT,ext and VT,ID is the linear dependence on VGtop. This
effect has also been observed by Iba et al. [4] in pentacene double-
gate TFTs where VT stabilizes for higher negative values. This con-
stant DVT/DVGtop at positive VGtop is not observed in our case
although the electric ﬁeld has the same intensity as in the case
of Iba et al. (1 MV/cm). In some cases higher values of electric
ﬁeld have been applied but the parylene-D dielectric (thickness
of 200 nm) broke down destroying the samples. The slope of the
VT–VGtop curve in Fig. 6 from VGtop = 10 V to 5 V is within the
range 0.30–0.33.Fig. 11. Bottom-channel mobility as a function of the top-gate bias. Mobility
remains almost constant with VGtop showing no dependence on the top-gate electric
ﬁeld. Similar behavior has been reported by Iba et al. in [4] and in almost identical
double-gate pentacene TFT architecture.3.4. Low ﬁeld carrier mobility, l0
The carrier mobility in pentacene of both the bottom-gate and
top-gate interfaces has been extracted using a standard method
(extrapolation of the threshold voltage on a linear plot of
ID  gm0.5 as a function of VGbot) applied for silicon MOSFETs [9]
assuming that there is no dependence of the contact resistances
at the source and drain on the gate voltage. Due to higher noise
on the top-gate interface the values for the mobility present a sig-
niﬁcant dispersion for various bottom-gate biases. There is a 2–4
orders of magnitude difference in mobility between the bottom
and the top interfaces with the bottom interface presenting a much
higher mobility of approximately 1–2  102 cm2 V1 s1. The bot-
tom-channel mobility does not depend on the top-gate bias as it
can be observed in Fig. 11 and this is a behavior that has also been
reported by Iba et al. in similar device architectures. In addition, it
has been observed that the mobility in pentacene depends on the
longitudinal electric ﬁeld applied between the source and drain.
In Fig. 12 the ﬁeld-effect mobility of the bottom interface is plotted
as a function of the square root of the effective longitudinal ﬁeld
between the source and drain electrodes.Fig. 12. Mobility dependence on the longitudinal effective electric ﬁeld between4. Discussion
The effect of the top gate observed in the transfer characteristics
of the OTFTs in this study is a conﬁrmation that in pentacene layersFig. 10. Top-channel transistor ID–VG characteristic (VD = 10 V in this case) with
the bottom-gate bias as a parameter. For positive bottom-gate biases the current
still remains relatively high in the top channel. This is an indication that the origin
of the high leakage current in unpassivated devices is in the parasitic top-interface
channel that cannot be switched off by the (bottom) gate.
the source and drain for a double-gate pentacene TFT. The general trend is an
increasing mobility with the square root of the longitudinal ﬁeld.used in OTFTs, the top interface (or the typically not gated one) can
play a signiﬁcant role in terms of threshold voltage, sub-threshold
swing, ‘‘off” and leakage current.
From the observations of the transfer characteristics of the top
and the bottom transistors as well as of the transfer characteristics
of unpassivated devices we deduce that the top interface of
unpassivated pentacene OTFTs can greatly contribute to the leak-
age current observed for positive bottom-gate voltages. It is possi-
ble that the termination of the chemical bonds of the pentacene
molecules of the top interface is favorable to the creation of a par-
asitic top channel in devices without passivation (or a top gate
architecture) resulting in transistors that practically cannot be
switched off. On the other hand, the current on the top transistor
does not contribute much to the ‘‘on” current of the whole device
as it can be seen in Fig. 7. The top channel of the transistor has very
low ﬁeld-effect mobility possibly due to the higher roughness of
the interface and the formation of microcrystallites of pentacene
[3]. Fig. 7 also suggests that the top-interface could not be used
as a functional transistor as the ION is small and the whole perfor-
mance would be extremely poor. The top surface of deposited
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of evaporated pentacene [4] as well as in devices where the organic
semiconductor is spin-coated [3]. It is interesting to note that the
top-interface ﬁeld-effect mobility in this work is in very good
agreement with values reported in [4].
Regarding the effect of the top-gate bias on bottom-channel
threshold voltage VT for the devices studied in this work, it is
difﬁcult to attribute the shift of VT to the simple electrostatic ef-
fect of the two gate dielectrics as described by Iba et al. in [4]
even in the case when the pentacene capacitance is taken into
account. The slope DVT/DVGtop in Fig. 6 is found to be 0.30–
0.33 whereas the value of the capacitor ratio CX/Cbot (see Appen-
dix for details) is 0.68 when the semiconductor capacitance is
taken into account. It is possible that interface-states capacitance
should be taken into account in the calculations. Assuming an
homogeneous distribution Nit,top of interface states in the energy
gap of pentacene at the top interface it is possible to explain the
discrepancy between DVT/DVGtop and CX/Cbot. An interface-states
concentration in the range of 3.2–3.8  1011cm2 eV1can bring
the slope DVT/VGtop within the extracted values (0.30–0.33, the
higher the concentration the lower the slope, also see Appendix).
It is worth noting that partial depletion of the pentacene
layer alone cannot explain the lower slope DVT/DVGtop because
in that case the depleted layer of pentacene would be thinner
(i.e. higher Cpenta) leading to an even higher CX/Cbot ratio. If both
partial depletion and interface states are considered then the
constant slope DVT/DVGtop could not be explained when the
top interface goes from accumulation to depletion as both Cpenta
and Cit,top should change at the same time in order to keep the
ratio CX/Cbot constant, a case that it highly improbable as CX/Cbot
depends on Cpenta and Cit,top in different ways (Cit,top in parallel
with Cpenta).
Another important observation is the signiﬁcant improvement
of the sub-threshold swing with the modulation of the top-inter-
face conductivity. The less the top interface becomes conductive
the more the sub-threshold swing diminishes. That could be attrib-
uted to the interface states’ occupation at the ‘‘top” interface. As
VGtop is swept from positive (depleted top layer of pentacene) to
negative values (accumulated top layer) interface traps get ﬁlled
and Cit starts to interfere with Cpenta increasing the sub-threshold
swing of the device ID–VGbot characteristics as the negative factor
in the formula of sub-threshold swing S is decreased (see formula
(5.5.18) in [14], also reported in the Appendix). The values of
the sub-threshold swing are still high even in the best case
(3.5 V/dec), but one has to bear in mind that the dielectric used
for the bottom gate is a low-k one (polyimide) and with quite large
thickness (230 nm) and this is an important factor for the
generally high values of the sub-threshold swing. Interface states
at the bottom-interface could also be present and further increase
the sub-threshold swing.
Regarding the dependence of the mobility of the bottom chan-
nel on the longitudinal electric ﬁeld, similar behavior has been re-
ported before [10]. In OTFTs with polycrystalline or amorphous
organic semiconductor ﬁlms a Poole–Frenkel behavior in the
charge transport of the organic material is believed to be at the ori-
gin of the increasing mobility with the square root of the longitu-
dinal electric ﬁeld. Models based on the polaron hoping
mechanism of conduction have been proposed by other research
groups [11,12].5. Conclusion
In this work double-gate architecture for pentacene TFTs fabri-
cated on ﬂexible substrate has been reported. Three aligned levels
of stencil lithography have been used along with standard photo-lithography to successfully fabricate the devices. Although the
mobility reported here is lower than the one reported in the liter-
ature for other DG devices or single-gate devices (e.g. in [4] or in
[15] where buffer layers like PMMA have been used) the impor-
tance of the top interface of pentacene in the operation of OTFTs
has been demonstrated by the control of this interface with a top-
gate electrode. Furthermore, the size of devices reported in this
work is reduced compared to [4] by a factor of 20 (5 lm channel
length vs. 100 lm with dielectric thickness three times lower
compared to [4]). It has been shown that the top-gate bias has
a strong inﬂuence on the sub-threshold region of transfer charac-
teristics, which are greatly enhanced in terms of leakage current
as well as of sub-threshold swing. The threshold voltage of the
bottom-gate transistor is modulated by the top-gate bias, decreas-
ing simultaneously with the sub-threshold swing improvement,
which enables a much lower voltage operation of the transistor.
This is a strong indication that the top interface quality along
with the formation of a parasitic transistor channel in single-gate
pentacene TFTs can result in high values of leakage current and
the poor performance of the devices in the sub-threshold region.
Although the top interface gives rise to signiﬁcant leakage cur-
rents, it appears that it is difﬁcult to be used efﬁciently for a func-
tional top-gate transistor as the mobility and, consequently, ION of
that interface remains low. Finally, the increasing mobility values
with the square root of the longitudinal ﬁeld is an indication that
the conduction mechanism in the bottom interface could be de-
scribed by a polaron hoping model and that the deposited penta-
cene ﬁlm is polycrystalline.Acknowledgments
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The DG organic TFT can be divided in three capacitive regions
starting from the top-gate electrode down to the bottom-gate elec-
trode. Ctop, Cpenta and Cbot are the capacitances per unit area of the
top-gate dielectric (parylene, relative permittivity of 3.1, [4]),
pentacene (relative permittivity of 4 [13]) and bottom-gate dielec-
tric (polyimide, relative permittivity of 3.8 [4]). According to [4]
DVT
DVGtop
¼ CXCbot where CX ¼
CtopCpenta
CtopþCpenta. In our case,
CX
Cbot
 0:68 whereas
DVT
DVGtop
6 0:33. This result suggests that the capacitance of the inter-
face states at the top interface should be taken into account to bet-
ter explain the modulation of the bottom-channel threshold
voltage by the top-gate bias. Based on the derivation of in [14] (dis-
cussion on p. 133, Eq. (5.3.12) in DVTDVGtop [14]) when interface traps
are present on the top interface we get the following expression
(bottom gate interface states do not interfere in the modulation
of VT by VGtop):
VT;topdepl ¼ VT;topacc  CpentaCtopCbotðCpentaþCtopþCit;top ðVGtopVGtopaccÞ, where Cit,top =
q Nit,top. Also based on the expression of the sub-threshold swing
(SS) proposed in [14] (formula (5.5.18), p. 155) SS is increased
when Cit,top increases as the negative factor in the expression
decreases:
S / 1þ Cit;bot
Cbot
þ Cpenta
Cbot
 

C2penta
CbotCtop
1þ Cit;topCtop þ
Cpenta
Ctop
2
4
3
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